Abstract-In this paper, a new three-phase, five-level inverter topology with a single-dc source is presented. The proposed topology is obtained by cascading a three-level flying capacitor inverter with a flying H-bridge power cell in each phase. This topology has redundant switching states for generating different pole voltages. By selecting appropriate switching states, the capacitor voltages can be balanced instantaneously (as compared to the fundamental) in any direction of the current, irrespective of the load power factor. Another important feature of this topology is that if any H-bridge fails, it can be bypassed and the configuration can still operate as a three-level inverter at its full power rating. This feature improves the reliability of the circuit. A 3-kW induction motor is run with the proposed topology for the full modulation range. The effectiveness of the capacitor balancing algorithm is tested for the full range of speed and during the sudden acceleration of the motor.
I. INTRODUCTION

M
ULTILEVEL inverters have changed the face of medium-and high-voltage drives [1] , [2] . The most popular topologies of multilevel converters are the neutralpoint-clamped inverter (NPC) [3] , the flying capacitor inverter (FC) [4] , and the cascaded H-bridge (CHB) inverter [5] . Each one of these inverters has its own merits and demerits [1] . In the NPC inverter [3] , multiple dc sources are generated by splitting a single-dc bus voltage using capacitor banks. This configuration has large number of clamping diodes and presents the problem of dc bus capacitor unbalance especially with high number of voltage levels [6] , [7] . An interesting work for balancing capacitors in NPC inverter that can be operated in limited modulation range has been presented in [8] . A pulse-width modulation (PWM) control scheme to balance the dc link capacitor voltages of the NPC inverter, connected in cascade with a two-level inverter to realize a five level inverter structure for an open-end winding induction motor, is proposed in [9] . The concept of FC inverter was introduced first in 1992 [4] . In this configuration, multiple capacitors of different voltage magnitudes are used to generate multiple voltage levels. The advantages include modularity, lack of clamping diodes, lack of problems like unbalance in the split dc -link capacitors, etc. Also, as in the NPC case, single supply can be used to generate multiple pole voltage levels. Many strategies for balancing the capacitor voltages have evolved over time [10] , [11] . However, generating more voltage levels in a FC inverter requires larger number of capacitors. Interesting derivatives of this configuration have been presented in [12] and [13] , where more levels have been achieved by cross connecting the capacitors using additional switches. Operation of FC inverter with improved reliability has been presented in [18] , where additional circuitry is provided to bypass the faulty cell. However, in this scheme, the devices have to be sufficiently overrated to operate at full power level when the faulty cell is bypassed. The operation of FC inverter with asymmetrical capacitor voltages to generate more voltage levels has been presented in [15] . In this configuration, the number of voltage levels that can be achieved depends on the modulation index and the power factor.
The multilevel CHB inverter with isolated supplies presented in [5] has many advantages compared to the NPC and FC topologies. The CHB configuration does not require clamping diodes and the input power is distributed among different input sources that makes it more suitable for certain applications [16] . One additional advantage of the CHB converter is that if any device fails in the H-bridges, the inverter can still be operated at reduced power level and, hence, this configuration is fault tolerant to some extent [17] , [18] . The concept of using CHBs with capacitors and their voltage balancing has been introduced in [19] and [20] . The advantages include more redundant states, better voltage balancing, lack of clamping diodes, and fault tolerant operational ability by bypassing the faulty H-bridge cells. This configuration is especially suitable for applications like STATCOM. DC-voltage ratio control strategy for a CHB converter fed with a single-dc source is presented in [21] . With this control strategy, a higher number of levels in output voltage waveform can be achieved with capacitor voltage balancing in a limited range of load power factor. This scheme is very much suitable for grid-connected applications. A multilevel configuration with improved reliability has been presented in [22] and [23] . Many other multilevel inverter configurations have been developed based on the three conventional (NPC, FC, and CHB) topologies. A configuration in which two-level inverter is cascaded with multiple H-bridges has been presented in [24] , where more voltage levels can be generated. New multilevel inverter configurations for open-end winding induction motors, formed by cascading two-level inverters and capacitor-fed H-bridges are given in [25] and [26] .
Five-level active neutral point clamped (ANPC) inverter topology [27] is another configuration, which is a hybrid of FC topology and NPC configuration. This five-level ANPC converter is being commercialized by ABB as the ACS2000 (up to 1.6 MW). The configuration presented in [28] introduces the concept of integrating the cross-connected intermediate level [29] and the ANPC configuration to form a hybrid configuration. A hybrid derivative of the ANPC configuration and CHB has been presented in [30] . Derivatives of CHB where different devices [Integrated Gate-Commutated Thyristor (IGCT) and insulated gate bipolar transistor (IGBT)] are used in such a way that the IGCT would switch at fundamental frequency and IGBT would switch at carrier frequency has been presented in [31] . The concept of a hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode-clamped H-bridge cells has been presented in [32] . The hybrid clamped multilevel inverter topology [33] is a hybrid of NPC topology and FC topology, which does not have neutral point fluctuation.
The multilevel inverter proposed in this paper is a cascaded topology consisting of three-level FC inverters and capacitorfed H-bridges, in which balancing of the capacitor voltages are possible independently of the load power factor.
II. PROPOSED POWER CIRCUIT
As shown in Fig. 1 , the proposed topology has a three-level FC inverter with dc bus voltage of V DC and FC voltage equal to V DC /2, which can generate voltages of 0, V DC /2, and V DC with respect to point 0. A capacitor-fed H-bridge is cascaded to each phase of the inverter. The voltage across the H-bridge capacitor has to be maintained at V DC /4. This combination can produce voltage levels of 0, V DC /4, V DC /2, 3V DC /4, V DC , −V DC /4, and 5V DC /4. Out of these, the voltages −V DC /4 and 5V DC /4 are not used in the proposed inverter as they do not have redundant switching states to balance the capacitor voltages. The switching states of the useful voltage levels and their effects on the capacitor voltages based on the current direction are given in Table I .
The capacitor voltages remain unaffected while producing the voltages V DC and 0. The capacitors can either be charged or discharged in any direction of the current for the voltages V DC /4, V DC /2, and 3V DC /4 as shown in Figs. 2-4, respectively. In each phase, the switches S1, S2, S3, S4 and S1 , S2 , S3 , S4 are operated in complementary manner. The output voltage is based on the switching states that decide the path of the current flow.
For voltage levels of V DC /4 and 3V DC /4, there are three redundant states. By switching between these three states the capacitors C1 and C2 can be charged or discharged for any direction of the current. The voltage level of V DC /2 has two redundant states. By switching between them, C1 can be charged or discharged based on the current direction. When V DC /2 is applied, the C2 is not affected. As the capacitors can be either charged or discharged by switching between the redundant states, based on the current direction, quick capacitor voltage balancing is possible, irrespective of the load power factor. To maintain the capacitor voltages at a fixed value, the capacitor voltages are sampled at regular intervals and a hysteresis controller is used to switch between the redundant states based on the current direction to balance the capacitor voltages.
Each pole can generate one of the five voltage levels 0, V DC /4, V DC /2, 3V DC /4, and V DC . The effective voltage space vector formed based on the three-phase pole voltages is given by
where V SV is the voltage space vector and V AO , V BO , and V CO are the pole voltages in the three phases A, B, and C, respectively. The five-level space vector diagram obtained for the combinations of the pole voltages of the three phases is shown in 
III. SALIENT FEATURES
The proposed three-phase topology uses 12 switches of voltage rating V DC /2 and 12 switches of voltage rating V DC /4 (total 24 switches), where V DC is the dc bus voltage. It has two capacitors per phase, one is rated at V DC /2 and the other is rated at V DC /4. So in total, the proposed three-phase configuration requires only six capacitors, while the conventional five-level FC inverter requires nine capacitors. The asymmetrical FC configuration shown in [15] requires 12 switches of rating V DC /4, six switches of rating V DC /2, three capacitors of rating V DC /4, and three capacitors of rating V DC /2 for a three-phase inverter. However, this configuration has limited range of power factor for five-level operation. The conventional five-level CHB configuration uses six isolated power supplies of voltage rating V DC /4 and 24 switches of voltage rating V DC /4. However, the proposed configuration uses just one dc source of magnitude V DC . The five-level NPC inverter requires four capacitors of rating V DC /4, 36 clamping diodes of voltage rating V DC /4 and 24 switches of rating V DC /4. However, the proposed topology does not require any clamping diode.
The five-level ANPC topology [27] requires three capacitors of voltage rating V DC /4 for three phases and two capacitors of voltage rating V DC /2. However, this configuration has neutral point fluctuation. The proposed configuration does not have any such problem as it has FC front end. The hybrid clamped multilevel topology requires more number of switches and clamping diodes as compared to the proposed configuration. A comparison of the proposed topology with the other five-level inverter topologies can be found in the Table III . Another important advantage of the proposed scheme is that if one of the devices in the H bridge fails, the H-bridge can be bypassed through a fast bypass switch or by routing the current through the devices in the complementary path and the inverter can work in three-level mode at the full power rating. For example, if S3 or S4 fails then the current can be routed through S3 and S4 by switching them ON and removing the gating signals to S3 and S4 or vice versa. 
IV. EXPERIMENTAL RESULTS
The proposed five-level inverter circuit has been tested on a 400 V, 3 kW, 50 Hz, Y-connected, induction motor drive with V/f control scheme at a switching frequency of 1 kHz. The hardware setup for the controller consists of a TMS320F2812 digital signal processing (DSP) platform and a Digilent SPARTAN-3 XC3S200 field-programmable gate arrays (FPGA). The capacitor voltages of all the three phases are sampled at every switching cycle and compared with the reference values (V DC /2 for C1 and V DC /4 for C2). Level-shifted carrier-based space-vector pulse-width modulation algorithm given in [34] has been used to generate the PWM signals. The PWM output along with the carrier level data for all the three phases, hysteresis controller outputs for all the capacitors, and current direction data for all the three phases are sent out to the FPGA by the DSP. FPGA generates the gating signals to the inverter switches based on the inputs from the DSP. The logic for generating a dead time of 3 s has been implemented in FPGA itself. The inverter dc-link voltage is set to 200 V. The hysteresis limit for the capacitors is set at 5% of the respective capacitor voltage. The capacitors are sized suitably so that the voltage of the capacitors would not cross the hysteresis limits in two switching cycles at full load current.
The capacitance C is determined by
where ΔV C is the capacitor voltage ripple, T S is the sampling time, and i L is the peak load current. The capacitor voltages are sampled every switching cycle (1 ms in this case). A capacitance value of 4400 μF has been used for C1 and C2 for all the three phases. The motor is run at various modulation indexes and frequencies at no load. The motor is run at modulation indexes (V SV /V DC ) of 0.2, 0.4, 0.6, and 0.8 at frequencies of 10, 20, 30, and 40 Hz, respectively, at no load. The phase voltage waveform along with the phase current and the voltage ripple of the capacitors C1 and C2 for frequencies of 10, 20, 30, and 40 Hz are shown in Fig. 6(a)-(d) , respectively. The pole voltage waveform along with the phase current at no load operation and the voltage ripple of capacitors C1 and C2 at frequencies of 10, 20, 30, and 40 Hz are shown in Fig. 7(a)-(d) , respectively. The capacitor voltage ripple is less than 2.5 V for both C1 and C2. This validates the capacitor voltage balancing algorithm. The motor is accelerated from 10-40 Hz in 5 s at no load. The phase voltage, phase current, and the capacitor voltages are shown in Fig. 8 . It can be observed that the dc voltages of the capacitors remain balanced even during sudden acceleration. In Fig. 9 , the effect of disabling the capacitor voltage balancing algorithm is shown. The capacitor voltage balancing algorithm has been disabled at T1 and enabled for C1 at T2 and C3 at T3. It can be observed that the capacitor voltages are restored to preset values once the capacitor voltage balancing algorithm has been enabled. These experimental results verify the performance of the proposed five-level inverter topology.
V. CONCLUSION
In this paper, a new three-phase five-level inverter topology with a single-dc source has been proposed. This configuration is formed by cascading a three-level FC inverter and capacitor-fed H-bridges. The key advantages of this topology compared to the conventional topologies include reduced number of devices and simple control. An important feature of this inverter is the ability to balance the capacitor voltages irrespective of load power factor. Another advantage of this inverter is that if one of the H-bridge fails, it can operate as a three-level inverter at full power rating by bypassing the H-bridge. This feature of the inverter improves the reliability of the system.
The proposed configuration has been analyzed and experimentally verified for various modulation indexes and frequencies by running a 3-kW squirrel cage induction motor in V/f control mode, at no load. The working of the capacitor balancing algorithm has been tested. The stable operation of the inverter for various modulation indexes and stability of the inverter voltage levels during rapid acceleration have been validated experimentally.
